REV. 0
AD5426/AD5432/AD5443
–17–
Most single-supply circuits include ground as part of the analog
signal range, which in turns requires an amplifier that can handle
rail-to-rail signals, there is a large range of single-supply amplifiers
available from Analog Devices.
MICROPROCESSOR INTERFACING
Microprocessor interfacing to this family of DACs is via a serial bus
that uses standard protocol compatible with microcontrollers and
DSP processors. The communications channel is a 3-wire interface
consisting of a clock signal, a data signal, and a synchronization
signal. The AD5426/AD5432/AD5443 requires a 16-bit word
with the default being data valid on the falling edge of SCLK,
but this is changeable via the control bits in the data-word.
ADSP-21xx to AD5426/AD5432/AD5443 Interface
The ADSP-21xx family of DSPs are easily interface to this family
of DACs without extra glue logic. Figure 13 shows an example of
an SPI interface between the DAC and the ADSP-2191M. SCK
of the DSP drives the serial data line, DIN.
SYNC
is driven from
one of the port lines, in this case
SPIxSEL
.
SCLK
SCK
AD5426/
AD5432/
AD5443
*
SYNC
SPIxSEL
SDIN
MOSI
ADSP-2191
*
*
ADDITIONAL PINS OMITTED FOR CLARITY
Figure 13. ADSP-2191 SPI to AD5426/AD5432/AD5443
Interface
A serial interface between the DAC and DSP SPORT is shown
in Figure 14. In this interface example, SPORT0 is used to
transfer data to the DAC shift register. Transmission is initiated
by writing a word to the Tx register after the SPORT has been
enabled. In a write sequence, data is clocked out on each rising
edge of the DSPs serial clock and clocked into the DAC input
shift register on the falling edge of its SCLK. The update of the
DAC output takes place on the rising edge of the
SYNC
signal.
SCLK
SCLK
AD5426/
AD5432/
AD5443
*
SYNC
TFS
SDIN
DT
ADSP-2101/
ADSP-2103/
ADSP-2191
*
*
ADDITIONAL PINS OMITTED FOR CLARITY
Figure 14. ADSP-2101/ADSP-2103/ADSP-2191 SPORT
to AD5426/AD5432/AD5443 Interface
Communication between two devices at a given clock speed is
possible when the following specs are compatible: frame sync delay
and frame sync setup and hold, data delay and data setup and
hold, and SCLK width. The DAC interface expects a t
4
(
SYNC
falling edge to SCLK falling edge setup time) of 13 ns minimum.
Consult the ADSP-21xx User Manual for information on clock
and frame sync frequencies for the SPORT register.
The SPORT control register should be set up as follows:
TFSW = 1, Alternate Framing
INVTFS = 1, Active Low Frame Signal
DTYPE = 00, Right Justify Data
ISCLK = 1, Internal Serial Clock
TFSR = 1, Frame Every Word
ITFS = 1, Internal Framing Signal
SLEN = 1111, 16-Bit Data-Word
80C51/80L51 to AD5426/AD5432/AD5443 Interface
A serial interface between the DAC and the 8051 is shown in
Figure 15. TxD of the 8051 drives SCLK of the DAC serial
interface, while RxD drives the serial data line, D
IN
. P3.3 is a
bit-programmable pin on the serial port and is used to drive
SYNC
. When data is to be transmitted to the switch, P3.3 is
taken low. The 80C51/80L51 transmits data only in 8-bit bytes;
thus, only eight falling clock edges occur in the transmit cycle.
To load data correctly to the DAC, P3.3 is left low after the first
eight bits are transmitted, and a second write cycle is initiated to
transmit the second byte of data. Data on RxD is clocked out of
the microcontroller on the rising edge of TxD and is valid on the
falling edge. As a result, no glue logic is required between the
DAC and microcontroller interface. P3.3 is taken high following
the completion of this cycle. The 8051 provides the LSB of its
SBUF register as the first bit in the data stream. The DAC input
register requires its data with the MSB as the first bit received.
The transmit routine should take this into account.
SCLK
TxD
8051
*
SYNC
P1.1
SDIN
RxD
AD5426/
AD5432/
AD5443
*
*
ADDITIONAL PINS OMITTED FOR CLARITY
Figure 15. 80C51/80L51 to AD5426/AD5432/AD5443
Interface
相关PDF资料
EVAL-AD5520EB Per Pin Parametric Measurement Unit/Source Measure Unit
EVAL-AD5532EB 32-Channel, 14-Bit Voltage-Output DAC
EVAL-AD5533EB 32-Channel Precision Infinite Sample-and-Hold
Eval-AD5570EB True Accuracy, 16-Bit 12 V/15 V, Serial Input Voltage Output DAC
EVAL-AD5620EB Single, 12-/14-/16-Bit nanoDAC with 5 ppm/C On-Chip Reference in SOT-23
EVAL-AD5663REB Dual 12-/14-/16-Bit nanoDAC with 5 ppm/C On-Chip Reference
EVAL-AD5664REB Quad, 12-/14-/16-Bit nanoDACs with 5 ppm/C On-Chip Reference
EVAL-AD5666EB Quad, 16-Bit DAC with 5 ppm/C On-Chip Reference in 14-Lead TSSOP
相关代理商/技术参数
EVAL-AD5443EBZ 功能描述:BOARD EVAL FOR AD5433 RoHS:是 类别:编程器,开发系统 >> 评估板 - 数模转换器 (DAC) 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- DAC 的数量:4 位数:12 采样率(每秒):- 数据接口:串行,SPI? 设置时间:3µs DAC 型:电流/电压 工作温度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
EVAL-AD5443SDZ 功能描述:BOARD EVAL FOR AD5443 RoHS:是 类别:编程器,开发系统 >> 评估板 - 数模转换器 (DAC) 系列:* 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- DAC 的数量:4 位数:12 采样率(每秒):- 数据接口:串行,SPI? 设置时间:3µs DAC 型:电流/电压 工作温度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
EVAL-AD5444EB 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk
EVAL-AD5444EBZ 制造商:Analog Devices 功能描述:EVAL KIT FOR 12-/14BIT HIGH BANDWIDTH MULTIPLYING DACS W/ SE - Bulk
EVAL-AD5445EB 制造商:Analog Devices 功能描述:EVALUATION BOARD - Bulk
EVAL-AD5445EBZ 功能描述:BOARD EVALUATION FOR AD5445 RoHS:是 类别:编程器,开发系统 >> 评估板 - 数模转换器 (DAC) 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- DAC 的数量:4 位数:12 采样率(每秒):- 数据接口:串行,SPI? 设置时间:3µs DAC 型:电流/电压 工作温度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
EVAL-AD5445SDZ 功能描述:BOARD EVAL FOR AD5445 RoHS:是 类别:编程器,开发系统 >> 评估板 - 数模转换器 (DAC) 系列:* 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- DAC 的数量:4 位数:12 采样率(每秒):- 数据接口:串行,SPI? 设置时间:3µs DAC 型:电流/电压 工作温度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
EVAL-AD5446EB 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk